

PHASE CONTROL THYRISTOR

AT631LT

Repetitive voltage up to **1800 V**
Mean forward current **4477 A**
Surge current **65 kA**

FINAL SPECIFICATION

Feb. 19 - Issue: 2



Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM}	Repetitive peak reverse voltage		125	1800	V
V _{RSM}	Non-repetitive peak reverse voltage		125	1900	V
V _{DRM}	Repetitive peak off-state voltage		125	1800	V
I _{RRM}	Repetitive peak reverse current	V=VRRM	125	150	mA
I _{DRM}	Repetitive peak off-state current	V=VDRM	125	150	mA
CONDUCTING					
I _{T(AV)}	Mean forward current	180° sin, 50 Hz, Th=55°C, double side cooled		4477	A
I _{T(AV)}	Mean forward current	180° sin, 50 Hz, Tc=85°C, double side cooled		3596	A
I _{TSM}	Surge forward current	Sine wave, 10 ms	125	65	kA
I ² t	I ² t	without reverse voltage		21125 x 10 ³	A ² s
V _T	On-state voltage	On-state current = 4000 A	25	1,25	V
V _{T(TO)}	Threshold voltage		125	0,99	V
r _T	On-state slope resistance		125	0,068	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	VD=67% VDRM; ITM=2000 A, non repetitive	125	400	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	125	1000	V/μs
t _d	Gate controlled delay time, typical	VD=67%VDRM; IT=2000A, di/dt=10A/μs tr=.0,5 μs	25	1	μs
t _q	Circuit commutated turn-off time, typical	dv/dt = 20 V/μs linear up to 80% VDRM		600	μs
Q _{rr}	Reverse recovery charge	di/dt = 10 A/μs, I _e = 2000 A	125	4650	μC
I _{rr}	Peak reverse recovery current	VR= 100 V		170	A
I _H	Holding current, typical	VD=5V, gate open circuit	25	1000	mA
GATE					
V _{GT}	Gate trigger voltage	VD=5V	25	3,00	V
I _{GT}	Gate trigger current	VD=5V	25	300	mA
V _{GD}	Non-trigger gate voltage, min.	VD=VDRM	125	0,25	V
V _{FGM}	Peak gate voltage (forward)				V
I _{FGM}	Peak gate current				A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		30	W
P _G	Average gate power dissipation			5	W
MOUNTING					
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		9,0	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink, double side cooled		2	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
F	Mounting force			36,0 / 44,0	kN
	Mass			550	g

ORDERING INFORMATION : AT631LT S 18

standard specification VRRM/100

DISSIPATION CHARACTERISTICS

SINE WAVE




AT631LT PHASE CONTROL THYRISTOR




FINAL SPECIFICATION Feb. 19 - Issue: 2



ON-STATE CHARACTERISTIC
T_j = 125 °C



SURGE CHARACTERISTIC
T_j = 125 °C




TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

Distributed by



All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 µm. In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice. If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.