Thyristor Module


MCMA650MT1800NKD

V_{RRM}	=	1800 V
I _{tav}	=	300 A
V _T	=	1.02 V


1~ Triac

Part number

MCMA650MT1800NKD




Backside: isolated **E**72873



Features / Advantages:

- Triac for line frequency
- Three Quadrants Operation - QI - QIII
- Planar passivated chip
- Long-term stability
- of blocking currents and voltages



Applications:

- Line rectifying 50/60 Hz
- Softstart AC motor control
- DC Motor control
- Power converter
- AC power control
- Lighting and temperature control

Package: Y1

- Isolation Voltage: 3600 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Base plate: Copper
- internally DCB isolated
- Advanced power cycling

Terms Conditions of usage:

The data contained in this product data sheet is exclusively intended for technically trained staff. The user will have to evaluate the suitability of the product for the intended application and the completeness of the product data with respect to his application. The specifications of our components may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require product information in excess of the data given in this product data sheet or which concerns the specific application of your product, please contact your local sales office. Due to technical requirements our product may contain dangerous substances. For information on the types in question please contact your local sales office. Should you intend to use the product in aviation, in health or life endangering or life support applications, please notify. For any such application we urgently recommend

to perform joint risk and quality assessments;
the conclusion of quality agreements;

- to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures.

IXYS reserves the right to change limits, conditions and dimensions.

LIXYS

MCMA650MT1800NKD


			1	Ratings)	1
Definition	Conditions		min.	typ.	max.	Un
max. non-repetitive reverse/forward	blocking voltage				1900	
max. repetitive reverse/forward block	0 0				1800	۱ ١
reverse current, drain current	$V_{R/D} = 1800 V$	$T_{v_J} = 25^{\circ}C$			1	m/
	$V_{R/D} = 1800 V$	$T_{vJ} = 125^{\circ}C$			40	m/
forward voltage drop	I _T = 300 A	$T_{VJ} = 25^{\circ}C$			1.09	١
	$I_{T} = 600 \text{ A}$				1.26	١
	$I_{T} = 300 \text{ A}$	T _{vJ} = 125°C			1.02	١
	$I_{T} = 600 \text{ A}$				1.23	١
average forward current	$T_c = 85^{\circ}C$	T _{vj} = 140°C			300	ļ
RMS forward current per phase	180° sine				650	ļ
threshold voltage		T _{v1} = 140°C			0.81	١
slope resistance } for power loss	calculation only	Võ			0.68	۳Q
thermal resistance junction to case						K/W
thermal resistance case to heatsink				0.040		K/W
total power dissipation		$T_c = 25^{\circ}C$			960	W
	t = 10 ms: (50 Hz) sine					k/
						k/
						k/
						k/
value for fusing						1
value for fusing						1
						1
						kA ²
					323.3	kA ²
junction capacitance				438		pl
max. gate power dissipation	•	$T_c = 140^{\circ}C$				V
	t _P = 300 μs					v
average gate power dissipation					20	N
critical rate of rise of current	$T_{VJ} = 140 ^{\circ}C; f = 50 Hz$ re	epetitive, $I_{T} = 900 \text{ A}$			100	A/μ
	$t_{P} = 200 \mu s; di_{G}/dt = 1 A/\mu s;$					
	$I_{G} = 1 \text{ A}; \text{ V} = \frac{2}{3} \text{ V}_{DRM} $ n	on-repet., $I_{T} = 300 \text{ A}$			500	A/μ
critical rate of rise of voltage	$V = \frac{2}{3} V_{DRM}$	$T_{vJ} = 140^{\circ}C$			1000	V/μ
	R _{GK} = ∞; method 1 (linear volta	ige rise)				
gate trigger voltage	$V_{D} = 6 V$	$T_{vJ} = 25^{\circ}C$			2	١
		$T_{vJ} = -40 ^{\circ}\text{C}$			3	١
gate trigger current	$V_{D} = 6 V$	$T_{v,l} = 25^{\circ}C$			220	m/
	5					m/
gate non-trigger voltage	$V_{\rm D} = \frac{2}{3} V_{\rm DRM}$					١
	ואהם - ם	V J				m/
	t – 30 us	T 25°C				m/
	r ·				200	1117
holding current					150	m/
gate controlled delay time		$T_{VJ} = 25 \text{ C}$ $T_{VJ} = 25 \text{ C}$			2	i
gale controlled delay lille	$V_{D} = \frac{1}{2} V_{DRM}$				2	μ
		-				
turn-off time	$I_{G} = 1 \text{ A}; \text{ di}_{G}/\text{dt} = 1 \text{ A}/\mu s$ $V_{R} = 100 \text{ V}; I_{T} = 300 \text{ A}; \text{ V} = 2$			350		μ
	Definition max. non-repetitive reverse/forward block max. repetitive reverse/forward block reverse current, drain current forward voltage drop average forward current RMS forward current per phase threshold voltage slope resistance for power loss thermal resistance junction to case thermal resistance case to heatsink total power dissipation max. forward surge current junction capacitance max. gate power dissipation critical rate of rise of current gate trigger voltage gate trigger current latching current holding current	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c c } \hline \textbf{Definition} & \textbf{Conditions} \\ \hline max. non-repetitive reverse/forward blocking voltage & T_{v_1} = 25^{\circ}\text{C} \\ \hline max. repetitive reverse/forward blocking voltage & T_{v_1} = 25^{\circ}\text{C} \\ \hline reverse current, drain current & V_{n_0} = 1800 V & T_{v_1} = 25^{\circ}\text{C} \\ \hline V_{n_0} = 1800 V & T_{v_1} = 25^{\circ}\text{C} \\ \hline I_{\tau} = 600 A & T_{v_2} = 25^{\circ}\text{C} \\ \hline I_{\tau} = 600 A & T_{v_2} = 25^{\circ}\text{C} \\ \hline I_{\tau} = 600 A & T_{v_2} = 125^{\circ}\text{C} \\ \hline I_{\tau} = 600 A & T_{v_2} = 125^{\circ}\text{C} \\ \hline RMS forward current & T_{c} = 85^{\circ}\text{C} & T_{v_2} = 140^{\circ}\text{C} \\ \hline RMS forward current & T_{c} = 85^{\circ}\text{C} & T_{v_2} = 140^{\circ}\text{C} \\ \hline reverse forward current & T_{c} = 85^{\circ}\text{C} & T_{v_2} = 140^{\circ}\text{C} \\ \hline reverse forward current & T_{c} = 85^{\circ}\text{C} & T_{v_2} = 140^{\circ}\text{C} \\ \hline reverse forward current & T_{c} = 85^{\circ}\text{C} & T_{v_2} = 140^{\circ}\text{C} \\ \hline reverse forward surge current & T_{c} = 10 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_2} = 45^{\circ}\text{C} \\ \hline max. forward surge current & t = 10 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_2} = 45^{\circ}\text{C} \\ \hline max. forward surge current & t = 10 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 8.3 \text{ ms; } (60 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 8.3 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 0 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 0 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 8.3 \text{ ms; } (60 \text{ Hz}), \sin \text{e} & T_{v_1} = 45^{\circ}\text{C} \\ \hline t = 8.3 \text{ ms; } (60 \text{ Hz}), \sin \text{e} & T_{v_1} = 40^{\circ}\text{C} \\ \hline t = 8.3 \text{ ms; } (60 \text{ Hz}), \sin \text{e} & T_{v_1} = 40^{\circ}\text{C} \\ \hline t = 0 \text{ ms; } (50 \text{ Hz}), \sin \text{e} & T_{v_1} = 140^{\circ}\text{C} \\ \hline t_{p} = 300 \text{ µs} & T_{v_2} = 25^{\circ}\text{C} \\ \hline max. gate power dissipation & T_{v_1} = 30 \text{ µs} \\ \hline r_{v_1} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r_{v_1} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r_{v_1} = 40^{\circ}\text{C} \\ \hline r_{v_2} = 40^{\circ}\text{C} \\ \hline r$	$ \begin{array}{ c c c c c } \hline \textbf{Definition} & \textbf{Conditions} & \textbf{min.} \\ \hline max. non-repetitive reverse forward blocking voltage & T_{v_1} = 25^\circ \text{C} \\ \hline max. repetitive reverse forward blocking voltage & T_{v_1} = 25^\circ \text{C} \\ \hline reverse current, drain current & V_{n_D} = 1800 \text{ V} & T_{v_1} = 25^\circ \text{C} \\ \hline reverse current, drain current & V_{n_D} = 1800 \text{ V} & T_{v_1} = 25^\circ \text{C} \\ \hline n_{\tau} = 300 \text{ A} & T_{v_1} = 25^\circ \text{C} \\ \hline 1_{\tau} = 600 \text{ A} & T_{v_1} = 125^\circ \text{C} \\ \hline 1_{\tau} = 600 \text{ A} & T_{v_1} = 125^\circ \text{C} \\ \hline 1_{\tau} = 600 \text{ A} & T_{v_1} = 125^\circ \text{C} \\ \hline 1_{\tau} = 600 \text{ A} & T_{v_1} = 125^\circ \text{C} \\ \hline 1_{\tau} = 600 \text{ A} & T_{v_1} = 125^\circ \text{C} \\ \hline reverse forward current per phase & 180^\circ \text{ sine} & T_{v_1} = 140^\circ \text{C} \\ \hline RMS forward current per phase & 180^\circ \text{ sine} & T_{v_1} = 140^\circ \text{C} \\ \hline reverse forward scurrent per phase & 180^\circ \text{ sine} & T_{v_1} = 140^\circ \text{C} \\ \hline thermal resistance ase to heatsink & total power dissipation & T_{c} = 25^\circ \text{C} \\ \hline max. torward surge current & t = 10 \text{ms; } (50 \text{Hz}), \text{sine} & T_{v_1} = 40^\circ \text{C} \\ \hline t = 8,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 40^\circ \text{C} \\ \hline t = 8,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 40^\circ \text{C} \\ \hline t = 8,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 40^\circ \text{C} \\ \hline t = 3,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 40^\circ \text{C} \\ \hline t = 3,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 140^\circ \text{C} \\ \hline t = 8,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 140^\circ \text{C} \\ \hline t = 8,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 140^\circ \text{C} \\ \hline t = 3,3 \text{ms; } (60 \text{Hz}), \text{sine} & T_{v_1} = 140^\circ \text{C} \\ \hline t_{\mu} = 30 \mu \text{s} & T_{0} = 1 \text{A}/\mu \text{s} \\ \hline \text{average gate power dissipation} & T_{\mu} = 300 \mu \text{s} \\ \hline t_{\mu} = 300 \mu \text{s} & T_{\nu} = 300 \mu \text{s} \\ \hline attract or rise of voltage & V_{\mu} = 50 \text{V} \\ \hline T_{v_1} = 40^\circ \text{C} \\ \hline gate trigger voltage & V_{\mu} = 50 \text{V} \\ \hline T_{v_1} = 40^\circ \text{C} \\ \hline gate ron-trigger voltage & V_{\mu} = 50 \text{V} \\ \hline T_{v_1} = 40^\circ \text{C} \\ \hline gate ron-trigger voltage & V_{\mu} = 50 \text{K} \\ \hline T_{v_1} = 40^\circ$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

 $\ensuremath{\mathsf{IXYS}}$ reserves the right to change limits, conditions and dimensions.

20170116e

MCMA650MT1800NKD

Package	• Y1			- I	Ratings	S	
Symbol	Definition	Conditions		min.	typ.	max.	Unit
I _{RMS}	RMS current	per terminal				600	Α
T _{vj}	virtual junction temperature			-40		140	°C
T _{op}	operation temperature			-40		125	°C
T _{stg}	storage temperature			-40		125	°C
Weight					650		g
M _D	mounting torque			4.5		7	Nm
M _T	terminal torque			11		13	Nm
d _{Spp/App}	creenade distance on surfac	ce striking distance through air	terminal to terminal	16.0			mm
d _{Spb/Apb}		e stinking distance tinough an	terminal to backside	25.0			mm
V	isolation voltage	t = 1 second		3600			V
		$t = 1$ minute 50/60 HZ, RMS; IISOL ≤ 1 MA	50/60 Hz, RMS; liso⊾ ≤ 1 mA	3000			V



Data Matrix: part no. (1-19), DC + PI (20-25), lot.no.# (26-31), blank (32), serial no.# (33-36)

Part description

- M = Module

- M = Module C = Thyristor (SCR) M = Thyristor A = (up to 1800V) 650 = Current Rating [A] MT = 1~ Triac
- 1800 = Reverse Voltage [V]
- N = Three Quadrants operation: QI QIII KD = Y1-2-CU

Ordering	Ordering Number	Marking on Product	Delivery Mode	Quantity	Code No.
Standard	MCMA650MT1800NKD	MCMA650MT1800NKD	Box	3	518710

Similar Part	Package	Voltage class
MCMA650MT1400NKD	Y1-2-CU	1400


Equiva	alent Circuits for	Simulation	* on die level	$T_{VJ} = 140 \ ^{\circ}C$
)[R	Thyristor		
V _{0 max}	threshold voltage	0.81		V
$\mathbf{R}_{0 \text{ max}}$	slope resistance *	0.5		mΩ

IXYS reserves the right to change limits, conditions and dimensions.

20170116e


MCMA650MT1800NKD

Outlines Y1



Optional accessories for modules

Keyed gate/cathode twin plugs with wire length = 350 mm, gate = white, cathode = red Type ZY 180L (L = Left for pin pair 4/5) Type ZY 180R (R = Right for pin pair 6/7) UL 758, style 3751




IXYS reserves the right to change limits, conditions and dimensions.

20170116e

MCMA650MT1800NKD

Thyristor



8000

7000

6000

5000

4000

 $T_{VJ} = 140$ °C

0.01

I_{TSM}

[A]

Fig. 1 Forward characteristics





Fig. 4 Gate voltage & gate current



50 Hz, 80% V

= 45°C

0.1

t [s]

 I_{TSM} : crest value, t: duration

Fig. 2 Surge overload current

Fig. 5 Gate controlled delay time t_{ad}

0.06

0.05

0.04

0.03

0.02

0.01

i

1

2

3

4

 \mathbf{R}_{thi} (K/W)

0.0020

0.0080

0.0130

0.0370

0.0150

0.0800

0.2200

0.3800

t_i (s)





Fig. 3 I²t versus time (1-10 s)



1000

10000

20170116e





Fig. 7b and ambient temperature



IXYS reserves the right to change limits, conditions and dimensions.