

High Voltage Thyristor Module

=2x2200 V


120 A

 V_{τ} 1.34 V


Phase leg

Part number

MCNA120P2200TA







Features / Advantages:

- Thyristor for line frequency
- Planar passivated chip
- Long-term stability
- Direct Copper Bonded Al2O3-ceramic

Applications:

- Line rectifying 50/60 Hz
- Softstart AC motor control
- DC Motor control
- Power converter
- AC power control
- Lighting and temperature control

Package: TO-240AA

- Isolation Voltage: 4800 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Base plate: DCB ceramic
- · Reduced weight
- Advanced power cycling

Terms and Conditions of Usage

The data contained in this product data sheet is exclusively intended for technically trained staff. The user will have to evaluate the suitability of the product for the intended application and the completeness of the product data with respect to his application. The specifications of our components may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require product information in excess of the data given in this product data sheet or which concerns the specific application of your product, please contact your local sales office.

Due to technical requirements our product may contain dangerous substances. For information on the types in question please contact your local sales office.

Should you intend to use the product in aviation, in health or life endangering or life support applications, please notify. For any such application we urgently recommend

to perform joint risk and quality assessments;
the conclusion of quality agreements;

- to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures.

IXYS reserves the right to change limits, conditions and dimensions.

Data according to IEC 60747 and per semiconductor unless otherwise specified

20161222c




Thyristo				Ì	Ratings		
Symbol	Definition	Conditions		min.	typ.	max.	Un
V _{RSM/DSM}	max. non-repetitive reverse/forwa	rd blocking voltage	$T_{VJ} = 25^{\circ}C$			2300	,
V _{RRM/DRM}	max. repetitive reverse/forward bl		$T_{VJ} = 25^{\circ}C$			2200	١
I _{R/D}	reverse current, drain current	$V_{R/D} = 2200 \text{ V}$	$T_{VJ} = 25^{\circ}C$			100	μ
		$V_{R/D} = 2200 \text{ V}$	$T_{VJ} = 140$ °C			10	m/
V _T	forward voltage drop	$I_{T} = 120 \text{ A}$	$T_{VJ} = 25^{\circ}C$			1.36	١
		$I_T = 240 A$				1.69	١
		$I_{T} = 120 \text{ A}$	$T_{VJ} = 125$ °C			1.34	,
		$I_T = 240 \text{ A}$				1.78	,
I _{TAV}	average forward current	T _C = 85°C	T _{vJ} = 140°C			120	1
I _{T(RMS)}	RMS forward current	180° sine				190	,
V _{T0}	threshold voltage		T _{v.1} = 140°C			0.90	١
r _T	slope resistance	oss calculation only	VJ			3.7	m۵
R _{thJC}	thermal resistance junction to cas	۵				0.22	K/V
R _{thCH}	thermal resistance case to heatsi				0.20	0.22	K/V
P _{tot}	total power dissipation		T _C = 25°C		0.20	520	٧
	max. forward surge current	t = 10 ms; (50 Hz), sine	$T_{V.I} = 45^{\circ}C$			2.20	k/
I _{TSM}	max. lorward surge current	. ,	••				}
		t = 8.3 ms; (60 Hz), sine	$V_R = 0 V$			2.38	k,
		t = 10 ms; (50 Hz), sine	$T_{VJ} = 140$ °C			1.87	į
		t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$			2.02	k.
l²t	value for fusing	t = 10 ms; (50 Hz), sine	$T_{VJ} = 45^{\circ}C$			24.2	l l
		t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$			23.5	kA ²
		t = 10 ms; (50 Hz), sine	$T_{VJ} = 140$ °C			17.5	kA ²
		t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$			17.0	kA ²
C,	junction capacitance	$V_R = 700 V$ f = 1 MHz	$T_{VJ} = 25^{\circ}C$		83		pl
P_{GM}	max. gate power dissipation	$t_P = 30 \mu s$	$T_{C} = 140 ^{\circ}C$			10	٧
		$t_P = 300 \mu s$				5	٧
P_{GAV}	average gate power dissipation					0.5	٧
(di/dt) _{cr}	critical rate of rise of current	$T_{VJ} = 140 {}^{\circ}\text{C}; f = 50 \text{Hz}$ re	epetitive, $I_T = 360 \text{ A}$			150	Α/μ
	$t_p = 200 \mu s; di_g/dt = 0.45 A/\mu s;$						
		$I_{G} = 0.45 \text{ A}; V = \frac{2}{3} V_{DRM}$ no	on-repet., $I_T = 120 \text{ A}$			500	A/μ
(dv/dt) _{cr}	critical rate of rise of voltage	$V = \frac{2}{3} V_{DRM}$	T _{v.i} = 140°C			1000	-
(,,	ğ	R _{GK} = ∞; method 1 (linear volta	• •				
V _{GT}	gate trigger voltage	$V_D = 6 \text{ V}$	$T_{VJ} = 25^{\circ}C$			1.5	١
▼ GT	gate ingger renage	V _D − S V	$T_{VJ} = -40$ °C			1.6	١
	gate trigger current	$V_D = 6 \text{ V}$	$T_{VJ} = 25^{\circ}C$			100	! !
I _{GT}	gate ingger current	$\mathbf{v}_{D} = \mathbf{o} \ \mathbf{v}$					m/
.,	and a man delinear and the man	V 2/ V	$T_{VJ} = -40^{\circ}C$			200	m/
V _{GD}	gate non-trigger voltage	$V_D = \frac{2}{3} V_{DRM}$	$T_{VJ} = 140^{\circ}C$			0.25	١
I _{GD}	gate non-trigger current					10	m/
I _L	latching current	t _p = 10 μs	$T_{VJ} = 25 ^{\circ}C$			200	m/
		$I_G = 0.45 A; di_G/dt = 0.45 A/\mu s$					İ
I _H	holding current	$V_D = 6 V R_{GK} = \infty$	$T_{VJ} = 25^{\circ}C$			150	m
t _{gd}	gate controlled delay time	$V_D = \frac{1}{2} V_{DRM}$	$T_{VJ} = 25$ °C			2	μ
		$I_G = 0.45 A; di_G/dt = 0.45 A/\mu s$	3				
tq	turn-off time	$V_R = 100 \text{ V}; I_T = 120 \text{ A}; V = \frac{2}{3}$	'з V _{DRM} Т _{VJ} = 125 °C		185		μ
		$di/dt = 10 A/\mu s dv/dt = 20 V$	/us t = 200 us				1



MCNA120P2200TA

Package TO-240AA			Ratings					
Symbol	Definition	Conditions			min.	typ.	max.	Unit
I _{RMS}	RMS current	per terminal					200	Α
T _{VJ}	virtual junction temperature	е			-40		140	°C
Top	operation temperature				-40		125	°C
T _{stg}	storage temperature				-40		125	°C
Weight						81		g
M _D	mounting torque				2.5		4	Nm
$\mathbf{M}_{_{\mathbf{T}}}$	terminal torque				2.5		4	Nm
d _{Spp/App}	oroonaga diatanaa an aurf	ace striking distance through air	terminal to terminal	13.0	9.7			mm
$d_{\text{Spb/Apb}}$	creepage distance on sund	ace Striking distance through an	terminal to backside	16.0	16.0			mm
V _{ISOL}	isolation voltage	t = 1 second	50/00 LL 51/00 L A	•	4800			V
1002		t = 1 minute	50/60 Hz, RMS; lisoL ≤ 1 mA		4000			٧



Part description

M = Module

C = Thyristor (SCR)

N = High Voltage Thyristor

A = (>= 2000V) 120 = Current Rating [A]

P = Phase leg

2200 = Reverse Voltage [V]


TA = TO-240AA-1B

Ordering	Ordering Number	Marking on Product	Delivery Mode	Quantity	Code No.
Standard	MCNA120P2200TA	MCNA120P2200TA	Box	36	515076


Equiva	alent Circuits for	Simulation	* on die level	$T_{VJ} = 140 ^{\circ}\text{C}$
$I \rightarrow V_0$)—[R_o]-	Thyristor		
V _{0 max}	threshold voltage	0.9		V
$R_{0\;max}$	slope resistance *	2.5		$m\Omega$



Outlines TO-240AA




General tolerance: DIN ISO 2768 class "c"



Optional accessories: Keyed gate/cathode twin plugs Wire length: 350 mm, gate = white, cathode = red UL 758, style 3751

Type **ZY 200L** (L = Left for pin pair 4/5) Type **ZY 200R** (R = Right for pin pair 6/7)





Thyristor




Fig. 1 Forward characteristics




Fig. 2 Surge overload current I_{TSM} : crest value, t: duration




Fig. 3 I²t versus time (1-10 s)




Fig. 4 Gate voltage & gate current




Fig. 5 Gate controlled delay time t_{ad}




Fig. 6 Max. forward current at case temperature




Fig. 7a Power dissipation versus direct output current Fig. 7b and ambient temperature




Fig. 8 Transient thermal impedance junction to case