

## **Thyristor Module**

= 2x 1200 V


50 A

 $V_{\tau}$ 1.17 V


### Phase leg

#### Part number

#### MCMA50P1200TA







#### Features / Advantages:

- Thyristor for line frequency
- Planar passivated chip
- Long-term stability
- Direct Copper Bonded Al2O3-ceramic

#### **Applications:**

- Line rectifying 50/60 Hz
- Softstart AC motor control
- DC Motor control
- Power converter
- AC power control
- Lighting and temperature control

#### Package: TO-240AA

- Isolation Voltage: 4800 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Base plate: DCB ceramic
- · Reduced weight
- Advanced power cycling

#### Terms and Conditions of Usage

The data contained in this product data sheet is exclusively intended for technically trained staff. The user will have to evaluate the suitability of the product for the intended application and the completeness of the product data with respect to his application. The specifications of our components may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require product information in excess of the data given in this product data sheet or which concerns the specific application of your product, please contact your local sales office.

Due to technical requirements our product may contain dangerous substances. For information on the types in question please contact your local sales office.

Should you intend to use the product in aviation, in health or life endangering or life support applications, please notify. For any such application we urgently recommend

to perform joint risk and quality assessments;
the conclusion of quality agreements;

- to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures.

IXYS reserves the right to change limits, conditions and dimensions.

Data according to IEC 60747 and per semiconductor unless otherwise specified

20161222c




Thyristo				Ì	Ratings		1
Symbol	Definition	Conditions		min.	typ.	max.	Uni
V <sub>RSM/DSM</sub>	max. non-repetitive reverse/forwa	rd blocking voltage	$T_{VJ} = 25^{\circ}C$			1300	'
V <sub>RRM/DRM</sub>	max. repetitive reverse/forward bl		$T_{VJ} = 25^{\circ}C$			1200	١
I <sub>R/D</sub>	reverse current, drain current	$V_{R/D} = 1200 \text{ V}$	$T_{VJ} = 25^{\circ}C$			100	μ
		$V_{R/D} = 1200 \text{ V}$	$T_{VJ} = 140$ °C			6	m/
V <sub>T</sub>	forward voltage drop	$I_T = 50 \text{ A}$	$T_{VJ} = 25^{\circ}C$			1.25	١
		$I_T = 100 A$				1.48	,
		$I_T = 50 \text{ A}$	T <sub>VJ</sub> = 125°C			1.17	,
		$I_{T} = 100 \text{ A}$				1.44	,
I <sub>TAV</sub>	average forward current	T <sub>C</sub> = 85°C	T <sub>vJ</sub> = 140°C			50	1
I <sub>T(RMS)</sub>	RMS forward current	180° sine				79	1
V <sub>T0</sub>	threshold voltage		T <sub>v.i</sub> = 140°C			0.89	١
r <sub>T</sub>	slope resistance	oss calculation only				5.3	mg
R <sub>thJC</sub>	thermal resistance junction to cas	e				0.7	K/V
R <sub>thCH</sub>	thermal resistance case to heatsin				0.20		K/V
P <sub>tot</sub>	total power dissipation		T <sub>C</sub> = 25°C		0.20	160	٧
I <sub>TSM</sub>	max. forward surge current	t = 10 ms; (50 Hz), sine	$T_{V,I} = 45^{\circ}C$			800	
*TSM	max. Torward barge barrers	t = 8.3  ms; (60  Hz),  sine	$V_R = 0 V$			865	,
		t = 0.5  ms; (50 Hz), sine	$T_{V,I} = 140$ °C			680	,
		. ,	$V_{NJ} = 140 \text{ C}$ $V_{R} = 0 \text{ V}$				į
Ior	value for fueing	t = 8,3 ms; (60 Hz), sine				735	1.02
l²t	value for fusing	t = 10 ms; (50 Hz), sine	$T_{VJ} = 45^{\circ}C$			3.20	kA <sup>2</sup>
		t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$			3.12	kA <sup>2</sup>
		t = 10  ms; (50  Hz),  sine	$T_{VJ} = 140$ °C			2.31	kA <sup>2</sup>
		t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$			2.25	kA <sup>2</sup>
C <sub>J</sub>	junction capacitance	$V_R = 400 V$ f = 1 MHz	$T_{VJ} = 25^{\circ}C$		32		р
$P_{GM}$	max. gate power dissipation	t <sub>P</sub> = 30 μs	$T_{\rm C} = 140 {\rm ^{\circ}C}$			10	۷
		t <sub>P</sub> = 300 μs				5	٧
$P_{GAV}$	average gate power dissipation					0.5	٧
(di/dt) <sub>cr</sub>	critical rate of rise of current	$T_{VJ} = 140 ^{\circ}\text{C}; f = 50 \text{Hz}$ re	epetitive, $I_T = 150 A$			150	$A/\mu$
	$t_P = 200 \mu\text{s}; di_G/dt = 0.45 A/\mu\text{s};$						
		$I_G = 0.45 A;  V = \frac{2}{3}  V_{DRM}$	on-repet., $I_T = 50 \text{ A}$			500	Α/μ
(dv/dt) <sub>cr</sub>	critical rate of rise of voltage	$V = \frac{2}{3} V_{DRM}$	$T_{VJ} = 140$ °C			1000	V/μ
		R <sub>GK</sub> = ∞; method 1 (linear volta	ge rise)				
V <sub>GT</sub>	gate trigger voltage	$V_D = 6 \text{ V}$	$T_{VJ} = 25^{\circ}C$			1.5	١
<b>.</b>		<u> </u>	$T_{VJ} = -40$ °C			1.6	١
I <sub>GT</sub>	gate trigger current	$V_D = 6 V$	$T_{VJ} = 25^{\circ}C$			78	m
-01		.0 .	$T_{VJ} = -40$ °C			200	m/
V <sub>GD</sub>	gate non-trigger voltage	$V_D = \frac{2}{3} V_{DBM}$	$T_{VJ} = 140^{\circ}C$			0.2	١
	gate non-trigger current	V <sub>D</sub> — /3 V <sub>DRM</sub>	17/3 - 1 10 0			5	m/
I <sub>GD</sub>	latching current	t <sub>p</sub> = 10 μs	T <sub>vJ</sub> = 25°C				<u> </u>
I <sub>L</sub>	latering current	· ·				200	m
	to a fall or an annual of	$I_{\rm G} = 0.45  \text{A};  \text{di}_{\rm G}/\text{dt} = 0.45  \text{A}/\mu \text{s}$				100	
I <sub>H</sub>	holding current	$V_D = 6 V R_{GK} = \infty$	$T_{VJ} = 25^{\circ}C$			100	m
t <sub>gd</sub>	gate controlled delay time	$V_D = \frac{1}{2} V_{DRM}$	$T_{VJ} = 25 ^{\circ}C$			2	μ
		$I_G = 0.45 A;  di_G/dt = 0.45 A/\mu s$					
t <sub>q</sub>	turn-off time	$V_R = 100 \text{ V}; I_T = 50 \text{ A}; V = \frac{2}{3}$			150		μ
		$di/dt = 10 A/\mu s dv/dt = 20 V$	$/\mu s t_{p} = 200 \mu s$				1



# **MCMA50P1200TA**

Package TO-240AA				Ratings				
Symbol	Definition	Conditions			min.	typ.	max.	Unit
I <sub>RMS</sub>	RMS current	per terminal					100	Α
T <sub>VJ</sub>	virtual junction temperature	e			-40		140	°C
T <sub>op</sub>	operation temperature				-40		125	°C
T <sub>stg</sub>	storage temperature				-40		125	°C
Weight						81		g
M <sub>D</sub>	mounting torque				2.5		4	Nm
$\mathbf{M}_{_{T}}$	terminal torque				2.5		4	Nm
d <sub>Spp/App</sub>	oroonaga diatanaa an aurfe	and Latriking distance through air	terminal to terminal	13.0	9.7			mm
$d_{\text{Spb/Apb}}$	creepage distance on suna	ace   striking distance through air	terminal to backside	16.0	16.0			mm
V	isolation voltage	t = 1 second	50/60 Hz, RMS; lisoL ≤ 1 mA		4800			V
		t = 1 minute			4000			V



### Part description

M = Module

M = Module
C = Thyristor (SCR)
M = Thyristor
A = (up to 1800V)
50 = Current Rating [A]
P = Phase leg
1200 = Reverse Voltage [V]


TA = TO-240AA-1B

Ordering	Ordering Number	Marking on Product	Delivery Mode	Quantity	Code No.
Standard	MCMA50P1200TA	MCMA50P1200TA	Box	36	513943


Equiva	alent Circuits for	Simulation	* on die level	$T_{VJ} = 140 ^{\circ}\text{C}$
$I \rightarrow V_0$	)—[R_o]-	Thyristor		
V <sub>0 max</sub>	threshold voltage	0.89		V
$R_{0\;max}$	slope resistance *	4.1		$m\Omega$



### **Outlines TO-240AA**




General tolerance: DIN ISO 2768 class "c"



Optional accessories: Keyed gate/cathode twin plugs Wire length: 350 mm, gate = white, cathode = red UL 758, style 3751

Type **ZY 200L** (L = Left for pin pair 4/5) Type **ZY 200R** (R = Right for pin pair 6/7)





### **Thyristor**




Fig. 1 Forward characteristics




Fig. 2 Surge overload current  $I_{TSM}$ : crest value, t: duration




Fig. 3 I<sup>2</sup>t versus time (1-10 s)




Fig. 4 Gate voltage & gate current




Fig. 5 Gate controlled delay time t<sub>ad</sub>




Fig. 6 Max. forward current at case temperature




Fig. 7a Power dissipation versus direct output current Fig. 7b and ambient temperature




Fig. 8 Transient thermal impedance junction to case